Slim Bootloader Logo
1.0
  • Introduction
  • Getting Started
  • Supported Hardware
  • Developer’s Guide
    • Source Tree Structure
    • Build System
    • Stitch IFWI Image
    • Firmware Support Package
    • Build Process
    • Boot Flow
    • End-to-End Call Graph
    • Platform Initialization
    • Flash Map
    • Memory Map
    • Configuration
    • Payloads
    • OsLoader
    • Boot Image
    • Boot Options
    • Boot from Flash
    • Versioning
    • Boot Performance
    • Shell Interface
    • Source Level Debugging with Intel(R) SVT CCA
    • Source Level Debugging with Intel(R) UDK Debugger
    • Logging
    • Contribution Guidelines
    • Ingredients upgrade
  • Security Features
  • How-Tos
  • Tools
  • Tutorials
  • Specifications
  • References and Links
  • Terminology and Acronyms
Slim Bootloader
  • Docs »
  • Developer’s Guide

Developer’s Guide¶

Everything seems simpler from a distance. – Gail Tsukiyama
  • Source Tree Structure
    • Package Dependency
  • Build System
    • Pre Build Customization
    • Build SBL
    • Post Build Customization
    • Release vs Debug Build
    • Developing on Windows
  • Stitch IFWI Image
  • Firmware Support Package
  • Build Process
  • Boot Flow
  • End-to-End Call Graph
  • Platform Initialization
  • Flash Map
    • Flash Components
    • Flash Layout
  • Memory Map
  • Configuration
    • YAML Files
    • DLT Files
    • Configuration Flow
    • Configuration Editor Tool
    • Platform ID
    • Platform Configuration Files
    • Step-by-step Configuration Flow
  • Payloads
    • Payloads
    • Payload Types
    • Multiple Payload Support
  • OsLoader
    • Introduction
    • OsLoader Boot Flow
  • Boot Image
  • Boot Options
  • Boot from Flash
    • Creating Container image.
    • Place the image in platform folder
    • BIOS BOOT
    • Boot options for Boot BIOS.
    • Adding Container to PDR region using Stitching.
    • Boot options for Boot from PDR.
  • Versioning
  • Boot Performance
  • Shell Interface
  • Source Level Debugging with Intel(R) SVT CCA
    • Intel(R) Trace Hub
    • Intel(R) Direct Connect Interface (DCI) technology
    • Intel(R) SVT CCA
    • Intel(R) System Debugger
    • Debug Environmment Setup
  • Source Level Debugging with Intel(R) UDK Debugger
    • Prerequisite
    • General Steps
  • Logging
  • Contribution Guidelines
    • Licensing
    • Coding Style
    • Contribution Workflow
  • Ingredients upgrade
    • FSP upgrade
    • VBT upgrade
    • Microcode upgrade
Next Previous

© Copyright 2018, Intel Corporation Last updated on Jan 18, 2023.

Built with Sphinx using a theme provided by Read the Docs.